II. LISTING OF CLAIMS:

This listing of claims is provided solely for the courtesy of the Office. There is no difference than the prior listing of claims.

1. (Withdrawn) A method for generating a silicide resistor in one of a plurality of back-end-of-line (BEOL) layers without using high temperature processing, the method comprising the steps of:

forming a trough in an inter-layer dielectric (ILD) layer of the plurality of BEOL layers; depositing a polysilicon layer over the trough;

etching the polysilicon layer to have a top surface below a surface of the ILD layer within the trough to form a polysilicon base in the trough;

depositing a first metal;

annealing to form a silicide layer from the first metal; and

planarizing to form a silicide section within the trough to generate the silicide resistor.

- 2. (Withdrawn) The method of claim I, wherein the trough forming step includes patterning the ILD layer and etching to form the trough.
- 3. (Withdrawn) The method of claim 1, wherein the ILD layer includes one of: silicon dioxide (SiO2), SiLK, boron doped oxide, and a high-k dielectric.
- 4. (Withdrawn) The method of claim 1, further comprising the step of forming one of a via through the ILD layer, and a wire in the ILD layer.

Appl. No. 10/707,388
Reply to Office Action of 11/10/05

Page 2 of 10

- 5. (Withdrawn) The method of claim 1, wherein an anneal temperature is lower than a damaging temperature that would damage a structure in the plurality of BEOL layers.
- 6. (Withdrawn) The method of claim 1, wherein the first metal is one of: cobalt (Co), palladium (Pd), platinum (Pt), nickel (Ni), molybdenum (Mo) and tungsten (W).
- 7. (Withdrawn) The method of claim 1, further comprising the step of forming a contact to the silicide section.
- 8. (Withdrawn) The method of claim 1, wherein the silicide section includes palladium silicide (PdSi) and has a resistivity of no less than approximately 25 μ -ohms/cm and no greater than approximately 30 μ -ohms/cm.
- 9. (Withdrawn) The method of claim 1, wherein the silicide section includes platinum silicide (PtSi) and has a resistivity of no less than approximately 26μ -ohms/cm and no greater than approximately 35μ -ohms/cm.
- 10. (Withdrawn) The method of claim 1, wherein the silicide section includes nickel silicide (NiSi) and has a resistivity of no less than approximately 14μ +ohms/cm and no greater than approximately 20μ -ohms/cm.

Appl. No. 10/707,388
Reply to Office Action of 11/10/05

- 11. (Withdrawn) The method of claim 1, wherein the silicide section include di-nickel silicide (Ni₂Si) and has a resistivity of no less than approximately 35 μ -ohms/cm and no greater than approximately 50 μ -ohms/cm.
- 12. (Original) A resistor for a semiconductor device, the resistor comprising:
 a silicide section positioned in one of a plurality of back-end-of-line (BEOL) layers;
 wherein the silicide section has a silicidation temperature less than a damaging
 temperature of the plurality of BEOL layers.
- 13. (Original) The resistor of claim 12, wherein the silicide section includes cobalt silicide (CoSi) and has a resistivity of no less than approximately 14μ +ohms/cm and no greater than approximately 20μ -ohms/cm.
- 14. (Original) The resistor of claim 12, wherein the silicide section includes palladium silicide (PdSi) and has a resistivity of no less than approximately 25 μ -ohms/cm and no greater than approximately 30 μ -ohms/cm.
- 15. (Original) The resistor of claim 12, wherein the silicide section includes platinum silicide (PtSi) and has a resistivity of no less than approximately 26μ -ohms/cm and no greater than approximately 35μ -ohms/cm.

Appl. No. 10/707,388
Reply to Office Action of 11/10/05

Page 4 of 10

- 16. (Original) The resistor of claim 12, wherein the silicide section includes nickel silicide (NiSi) and has a resistivity of no less than approximately 14μ -ohms/cm and no greater than approximately 20μ -ohms/cm.
- 17. (Original) The resistor of claim 12, wherein the silicide section includes di-nickel silicide (Ni₂Si) and has a resistivity of no less than approximately 35 μ -ohms/cm and no greater than approximately 50 μ -ohms/cm.
- 18. (Original) The resistor of claim 12, wherein the silicide section includes one of molybdenum silicide (MoSi₂) and tungsten silicide (WSi₂).
- 19. (Original) The resistor of claim 12, further comprising a polysilicon base positioned below the silicide section.
- 20. (Original) A semiconductor device comprising:

a silicide resistor in one of a plurality of back-end-of-line (BEOL) layers, the silicide resistor including a silicide section having a silicidation temperature less than a damaging temperature of the plurality of BEOL layers.